日韩喷水无码视频,男人天堂2020在线视频,日韩东京一区在线播放视频,久久久久乐橙小视频

英語人>詞典>漢英 : 指令地址 的英文翻譯,例句
指令地址 的英文翻譯国产精品强奸乱伦贵州、例句

指令地址

詞組短語
instruction address
更多網(wǎng)絡(luò)例句與指令地址相關(guān)的網(wǎng)絡(luò)例句 [注:此內(nèi)容來源于網(wǎng)絡(luò),僅供參考]

In a pipelined processor, a pre-decoder in advance of an instruction cache calculates the branch target address of PC-relative and absolute address branch instructions.

在流水線式處理器中九九色精品国偷自产视频下载,位于指令高速緩存之前的預(yù)解碼器計算PC-相對和絕對地址轉(zhuǎn)移指令的轉(zhuǎn)移目標(biāo)地址在线观看免费的黄色视频。

In particular, the branch instruction is evaluated as ''mispredicted not taken'' with a branch target address of the incorrectly pre-decoded instruction's address.

明確地說,所述分支指令被評估為"錯誤預(yù)測為不采取的"美女黄在线观看免费视频,其中以所述未經(jīng)正確預(yù)解碼的指令的地址為分支目標(biāo)地址草榴论坛最新地址。

The pre-decoder compares the BTA with the branch instruction address to determine whether the target and instruction are in the same memory page.

所述預(yù)解碼器將BTA與轉(zhuǎn)移指令地址進行比較,以確定目標(biāo)與指令是否位于相同的存儲器頁內(nèi)欧洲免费网站看黄。

Thus, whenever a branch instruction is encountered the disassembly continues simultaneously at both the address following the branch instruction and the address that is the target of the branch instruction.

因此特级a爱片免费观看,無論何時遇到一個分支指令,就同時從兩個地址繼續(xù)反匯編:分支指令后面的地址和分支指令的目標(biāo)地址激情的小说视频。

This is silly, because I should still be able to set a breakpoint based on the instruction address.

這是愚蠢的日韩欧亚自拍视频在线播放免费观看,因為我仍然可以設(shè)置的指令地址的一個斷點。

Based on a lot of experiment results, a conclusion is drawn: comparing with other factors, the performance of branch handling strategy is the key limits of processor to exploit the instruction level parallelism existed in nonscientific code, cache miss have severe effect on superscalar processor's performance when it runs scientific code. Second, in order to reduce the branch penalty and improve the performance of superscalar processor, a new branch handling strategy—a classification based hierarchical branch handling strategy, CHBHS is proposed. It first expands the traditional processor architecture to support multiple condition code, conditional execution and Mbranch instruction, as a result, compiler can reduce the number of static conditional branch when the code is generated. Then, CHBHS tries to use the best suitable mechanism to deal with different branch base on their different behavior. CHBHS can predict the target address of unconditional branch, subroutine call and conditional branch by buffering their target address in branch target buffer, a newly proposed high efficient return address stack is used to reduce the penalty of subroutine return instruction, a new Counter Register Stack is also proposed to reduce the penalty of loop-closing branch to zero, and dynamic branch predictor is incorporate with branch target buffer to predict the outcome of conditional branch.

基于上述結(jié)論亚洲网站A,為了盡量消除轉(zhuǎn)移指令對處理器開發(fā)指令級并行性能力的影響黄网站无码男人免费大全,進一步提高處理器性能,在詳盡分析目前已存在的轉(zhuǎn)移處理策略的特點與局限性的基礎(chǔ)上国产小视频一区二区在线播放,首次提出了一種新的轉(zhuǎn)移處理策略即基于分類的層次轉(zhuǎn)移處理策略CHBHS(Classification Based Hierarchical Branch Handling Strategy)三级艹逼精品,它首先通過擴展傳統(tǒng)的體系結(jié)構(gòu),支持多條件碼在线视频区、條件式執(zhí)行及多分支轉(zhuǎn)移技術(shù)国产后入式免费视频,以使編譯程序在進行代碼生成時可盡量少生成條件轉(zhuǎn)移指令,從而減少靜態(tài)條件轉(zhuǎn)移指令的數(shù)目1688在线啪国自产视频;其次91不卡在线精品国产,基于不同的轉(zhuǎn)移指令的行為不同這一事實,提出了對不同的轉(zhuǎn)移指令采用不同的機制進行處理的思想国产毛片精品全部视频,即對無條件轉(zhuǎn)移指令和函數(shù)調(diào)用指令以及條件轉(zhuǎn)移指令的目標(biāo)地址一级黄片免费看视频,采用轉(zhuǎn)移目標(biāo)緩沖器來預(yù)測,對于函數(shù)返回指令黄A色片,采用所提出一種的高效返回地址棧來預(yù)測其目標(biāo)地址自拍视频精品,對于大多數(shù)循環(huán)控制轉(zhuǎn)移指令,采用所提出的Counter Register Stack來將其所可能帶來的損失減少為0色婷婷五月综合大全,對于其他的條件轉(zhuǎn)移指令采用動態(tài)預(yù)測機制來預(yù)測其方向九九色这里只有精品首页。

A need to access the instruction address stream.

產(chǎn)生一個需要訪問的指令地址流能直接在线看的网址你懂的。

Translation of the instruction address into a physical address can be modified for one or more particular ones of the memory units.

能針對一個或多個特定的存儲單元調(diào)整將該指令地址譯碼為一個物理地址的過程。

Instruction pointer A register in the processor that contains the address of the next instruction to be executed.

包含下一條要執(zhí)行指令地址的處理器中的寄存器歐美特級精品尤物黃片視頻。

Instructions are fetched from consecutive memory addresses, starting from address zero, until an instruction which modifies the PC is executed, whereupon fetching starts from the new address given in the 'jump' instruction.

指令從存儲器的0地址開始順序讀取美屄网站,直到執(zhí)行到修改PC的指令為止。到那時則開始從jump指令給出的地址讀取指令黄色网站久久久。

更多網(wǎng)絡(luò)解釋與指令地址相關(guān)的網(wǎng)絡(luò)解釋 [注:此內(nèi)容來源于網(wǎng)絡(luò)国产原创麻豆高清有码在线,僅供參考]

instruction address register:指令地址寄存器

instruction address 指令地址 | instruction address register 指令地址寄存器 | instruction area 指令存儲區(qū)

instruction address register:指令地址寄存器=>命令

instruction address 指令地址=>命令アドレス | instruction address register 指令地址寄存器=>命令アドレスレジスタ | instruction address source 指令地址

instruction address:指令地址

instruction 指令 | Instruction address 指令地址 | Instruction Addressing Modes 指令尋址模態(tài)

instruction address:指令地址=>命令

instruction 命令,指令=>命令,使用説明書 | instruction address 指令地址=>命令アドレス | instruction address register 指令地址寄存器=>命令アドレスレジスタ

IA Instruction Address:指令地址

IA Instruction Address 指令地址 | IACCDIF 附件數(shù)據(jù)接口 | IACK 中斷確認響應(yīng)信號

instruction address source:指令地址源

instruction address register 指令地址寄存器=>命令アドレスレジスタ | instruction address source 指令地址源 | instruction architecture 指令體系結(jié)構(gòu)

functional instruction address:操作指令地址

functional impotence 機能性陽萎 | functional instruction address 操作指令地址 | functional insulation 功能絕緣

functional instruction address:功能指令地址

功能成群 functional grouping | 功能指令地址 functional instruction address | 功能接口 functional interface

order code:指令碼,指令地址

軌道太空站 orbiting space station | 指令碼,指令地址 order code | 場的次元(指場元素的個數(shù)) order of a field

MIAS MicroInstructionAddressRegister:微指令地址寄存器

MISR MicroInformationSystemInc 微信息系統(tǒng)公司(美國) | MIAS MicroInstructionAddressRegister 微指令地址寄存器 | MICE MicroInstructionCompilerAssembler 微指令編譯器匯編程序